Log in / Register
  • ENEPIG Corrosion Mechanisms

    ENEPIG Corrosion Mechanisms

    Different types of nickel corrosion and potential mitigation strategies.
      READ MORE...

  • The Future is Thin, Flat and Flexible

    The Future is Thin, Flat and Flexible

    What’s ahead for antennas, heaters and inks.
      READ MORE...

  • Royalty Flush

    Royalty Flush

    A noted solutions architect offers an audacious plan for AI acceptance. It just might work.
      READ MORE...

  • Rocking and Rolling at ZIW

    Rocking and Rolling at ZIW

    The annual user event was tuned into AI, but that’s not the only melody being played.
      READ MORE...

  • Can Thailand Pad its PCB Gains?

    Can Thailand Pad its PCB Gains?

    2023 saw only a handful of fabricators gain ground, but SE Asia is primed to boom.
      READ MORE...

Homepage Slideshow

Mentor Releases PADS2007

Published: 06 March 2007
WILSONVILLE, OR – Mentor Graphics Corp. has announced the availability of PADS2007. The release is said to offer layout designers and engineers the ability to implement RF and microwave circuitry using highly automated functionality, perform design for fabrication (DFF) checking early in the design process and optimize performance with advanced high-speed analysis/verification functionality, thus significantly improving their productivity and design quality.

 
Reported PADS2007 enhancements include:
 
  • High-speed routing improvements – Controls for matched length nets and differential routing improvements.  
  • Square and chamfered corners, DXF-in import and via matrixing enhancements for RF design.
  • Blind/buried via drill table improvements – Designs with partial vias (blind or buried) are automatically updated with the layer pairs and drill count of the partial vias in the design.
  • Alphanumeric pin improvements – Simplifies creation of large BGA-based parts.
  • ECO enhancements – Includes comparison of design rules between the schematic and layout databases.
  • Design for fabrication (DFF) analysis – Powerful fabrication checks, such as acid trap, starved thermals, solder mask slivers are checked in the CAD environment and database, allowing the designer to identify and correct manufacturing problems in PADS Layout, before Gerber generation.
  • Pin number visibility – The user has the ability to turn on/off the visibility of the component pin numbers, either numeric or alphanumeric, improving designer productivity during routing.
  • SI analysis – Integration of DxDesigner and the HyperLynx LineSim tool through a new interface allows fast transfer of a circuit for analysis and back annotation of termination resistor values.
  • Analog simulation - Provides a board level simulation analysis and verification through a common schematic editor for both simulation and PCB design entry.
 "Mentor Graphics continues to invest in the future of PADS by strengthening the capabilities of designers to integrate RF circuitry design, high-speed net analysis and routing, and DFF into the PADS design flow," said Dan Boncella, director of marketing, System Design Division, Mentor Graphics.
Submit to FacebookSubmit to Google PlusSubmit to TwitterSubmit to LinkedInPrint Article