Log in / Register
  • ENEPIG Corrosion Mechanisms

    ENEPIG Corrosion Mechanisms

    Different types of nickel corrosion and potential mitigation strategies.
      READ MORE...

  • The Future is Thin, Flat and Flexible

    The Future is Thin, Flat and Flexible

    What’s ahead for antennas, heaters and inks.
      READ MORE...

  • Royalty Flush

    Royalty Flush

    A noted solutions architect offers an audacious plan for AI acceptance. It just might work.
      READ MORE...

  • Rocking and Rolling at ZIW

    Rocking and Rolling at ZIW

    The annual user event was tuned into AI, but that’s not the only melody being played.
      READ MORE...

  • Can Thailand Pad its PCB Gains?

    Can Thailand Pad its PCB Gains?

    2023 saw only a handful of fabricators gain ground, but SE Asia is primed to boom.
      READ MORE...

Homepage Slideshow
  • Home
  • Editorial
  • News
  • Design News
  • Cadence Accepting Abstracts for Annual Silicon Valley User Conference

Cadence Accepting Abstracts for Annual Silicon Valley User Conference

Published: 05 October 2015
 by Chelsey Drysdale

SANTA CLARA, CA – Cadence is accepting abstracts for CDNLive Silicon Valley, which will take place April 5-6.

Suggested topics for 2016 include overcoming 10nm/16nm design challenges; designing in DDR memory; analog/mixed-signal SoC verification; application-specific verification; using accelerated verification IP to simplify simulation acceleration; cross-fabric design; silicon photonics; 3D IC; low-power design and verification considerations; digital design and full-flow correlation; IoT; image/vision processing, and USB type-C solutions.

Submissions are due by Jan. 22.

For more information, click here.

 

Submit to FacebookSubmit to Google PlusSubmit to TwitterSubmit to LinkedInPrint Article