Log in / Register
  • ENEPIG Corrosion Mechanisms

    ENEPIG Corrosion Mechanisms

    Different types of nickel corrosion and potential mitigation strategies.
      READ MORE...

  • The Future is Thin, Flat and Flexible

    The Future is Thin, Flat and Flexible

    What’s ahead for antennas, heaters and inks.
      READ MORE...

  • Royalty Flush

    Royalty Flush

    A noted solutions architect offers an audacious plan for AI acceptance. It just might work.
      READ MORE...

  • Rocking and Rolling at ZIW

    Rocking and Rolling at ZIW

    The annual user event was tuned into AI, but that’s not the only melody being played.
      READ MORE...

  • Can Thailand Pad its PCB Gains?

    Can Thailand Pad its PCB Gains?

    2023 saw only a handful of fabricators gain ground, but SE Asia is primed to boom.
      READ MORE...

Homepage Slideshow

Cadence Introduces Allegro v. 16.5

Published: 25 April 2011

Allegro 16.5 printed circuit board and IC packaging software includes advanced miniaturization capabilities, integrated power delivery network analysis, DDR3 design-in kit, bolstered co-design features, and flexible team design. New features include constraint-driven flow for embedded components; seamless integration of Allegro Power Delivery Network Analysis and Allegro PCB Editor; faster PCB Interconnect Design Planning; package-board-aware DDR3 SoC IP methodology for a compliant, fast implementation path from silicon IP to package and board; links to Encounter Digital Implementation System and Virtuoso. Is configurable, to enable on-demand access to advanced features for specific design tasks.

Cadence Design Systems, www.cadence.com

Submit to FacebookSubmit to Google PlusSubmit to TwitterSubmit to LinkedInPrint Article