White Paper Explains Bus Speed Effects on PCB SI Print E-mail
Written by Mike Buetow   
Wednesday, 28 November 2012 15:33

RICHARDSON, TX -- A new white paper points out how increasing bus speeds on circuit boards could create havoc for signal integrity on those buses, in turn degrading the bus’ throughput performance.

Each new generation of a high-speed bus typically runs at a higher signal frequency, but this decreases the margin for error on the bus, making it more sensitive to disruptions from jitter, inter-symbol interference (ISI), crosstalk and other factors, says Asset InterTech, a supplier of tools for embedded instrumentation.

To avoid potential problems on high-speed buses like DDR3, PCI Express, Intel QPI, Serial ATA, USB and others, bus performance must be validated during each phase of a system’s life cycle, including design/development, manufacturing and as an installed system in the field. Unfortunately, effectively and economically validating the signal integrity on a high-speed bus has become more difficult as the limitations of legacy probe-based test equipment such as oscilloscopes have become more obvious in recent years. Now though, non-intrusive software-driven test methods based on embedded instrumentation are providing alternative validation solutions that are more cost-effective and deliver observed signal integrity data.

The white paper, “Bandwidth Tests Reveal Shrinking Eye Diagrams and Signal Integrity Problems,” can be downloaded here.



Last Updated on Wednesday, 28 November 2012 16:33




CB Login



English French German Italian Portuguese Russian Spanish

Printed Circuit Design & Fab Magazine on Facebook