SAN JOSE, CA and TOKYO – As part of its companywide initiative to reduce design cycle time and improve efficiency, Hitachi Ltd. has employed Cadence Design Systems’ Global Route Environment (GRE) technology for Allegro PCB design. Hitachi reports the measure has reduced PCB place-and-route design time by 40% for high-speed communication products. The company used the GRE technology on its PCB place-and-route from interconnect planning to complete routing, with full constraints for high-speed digital signals where automation had not been previously available. Hitachi feels the technology will also be effective for other PCB design challenges, such as engineering changes and routing estimation. It plans to use GRE as a standard solution throughout the design environment. GRE technology provides automaton for various stages of interconnect planning and routing where no automation has been available.
GHENT, BELGIUM – Ucamco introduces UCAM v 8.4.1, the latest version of its PCB CAM software. UCAM v 8.4.1 supports multitasking 64-bit Windows software, and users can simultaneously run several programs on the same workstation. Features include a faster, more intuitive link the Integr8tor, the company’s sales tool, and menu-driven automation provides complete control and single-click operation without the need for special programming. Support for ODB++ v7 allows UCAM to link seamlessly to other CAM and assembly programs. One-click functions allow users to remove unused innerlayer pads, set special clearances for fiducial pads and optimize track runs on flexible circuits. For more information, visit www.ucamco.com