SANTA CLARA – Cadence issued a call for presentations for CDNLive Silicon Valley, taking place here Apr. 10-11.

Possible conference topics include mastering advanced-node design challenges; addressing automotive design requirements; accelerating SoC integration with Interface IP; software-driven verification; designing in DDR memory; analog/mixed-signal SoC verification; simplifying functional verification with verification IP; PCB design for manufacturing and testability; PCB high-density interconnect (HDI) and flex designs; silicon photonics; low-power design and verification considerations; digital design and full-flow correlation; and vision processing.

To submit an abstract, visit

Abstracts are due Feb. 2.


Submit to FacebookSubmit to Google PlusSubmit to TwitterSubmit to LinkedInPrint Article