Stellar IP automates FPGA image creation by reusing proven IP cores. Creates new FPGA designs by relying on existing IP; extends domain of influence to entire system. Simplifies the integration of new cores that can be reused across multiple designs. Provides a library of off-the-shelf IP cores and automates the creation and compilation of ISE projects, in addition to simulation scripts. Knowledge of HDL language not required.

4DSP, www.4dsp.com

Submit to FacebookSubmit to Google PlusSubmit to TwitterSubmit to LinkedInPrint Article