RTL Power Model is designed to optimize a wide range of power-sensitive applications, such as ultra-low-power electronics. Predicts integrated circuit power behavior at the RTL level with consideration for how the design is physically implemented; helps enable chip power delivery network and IC package design decisions early in the design process; ensures chip power integrity sign-off for sub-28nm ICs.

Apache Design Inc., www.apache-da.com