We are often asked about how best to set PCB constraints for double-data-rate (DDR) memory, and how to route to those constraints. This question arose recently when we were asked to create a common style of DDR3 design for training, and we tried mining the web for detailed information on PCB constraints. There had to be something out there, we thought.

We were right; but unfortunately the detail had to be excavated from a vast and comprehensive pile of information about devices and controllers. It was hard to find a brief but clear description of what a PCB designer needs, and why, for a basic DDR3 circuit.

PCB Design of a DDR3 Memory Circuit

Necessity being the mother of invention I worked with Kevan Keech, an expert PCB designer, to create the most straightforward, realistic example we could think of – captured in three short movies.

In the first movie I explain the circuit, routing topology and constraints.

In the second movie, Kevan constrains the PCB design.

In the final movie, Kevan routes the PCB design step-by-step and at the end we summarize the results.

We use a single design example from start to finish – a controller connected to five 1-Gbitx8 SDRAM devices. Leveling is enabled so that the SDRAMs can be routed using fly-by topology, as defined in JEDEC standards and elsewhere.

After watching these movies, you will understand:

• What key routing constraints you need for a memory circuit, such as that outlined in the movies
• How to adjust routing to balance impedance of lead-in and loaded sections as specified in JEDEC standards and why you might need to do so
• How to place SDRAM components for optimum performance
• How to constrain the PCB design
• How to route accurately to DDR3 constraints
• How to ensure constraints have been met.

We hope you enjoy the movies and find them useful.

Have you registered for PCB West, the Silicon Valley's largest printed circuit board trade show? Sept. 24-26, at the Santa Clara Convention Center. www.pcbwest.com