Rhines' Law? Mentor CEO Tackles Design Fallacies Print E-mail
User Rating: / 0
PoorBest 
Friday, 17 July 2009 11:36
SAN FRANCISCO – Mentor Graphics CEO Wally Rhines may have coined his own corollary to Moore's Law: The number of transistors produced per electronics engineer increases by four orders of magnitude every 25 years. 
 
Keynoting SemiCon West this week, Rhines dispelled a number of fallacies that have come to rule the design environment, not the least of which is that rising design costs would slow innovation. Using Intel cofounder Gordon Moore’s famous metric charting the number of transistors per chip, Rhines noted that while labor costs are relatively high for electronics engineers, design employment rises roughly 3% per year, a figure that pales against the growth in transistor use. 
 
Rhines’ research also found that the semiconductor market does not mirror the overall economy, showing via regression analyses that semiconductor revenues are independent of the gross domestic product. The results, he said, suggest the former could be sharply up – or down – even if the latter is not.
 
Furthermore, Rhines asserted that the industry is not on the verge of consolidation, noting that market shares among leading suppliers have not fluctuated drastically over the past two decades, even as new players have entered the mix.
 
He added that the semiconductor industry is on the verge of recovery and positioned to outperform other markets.
blog comments powered by Disqus
 

Products

ANSYS Releases Ansoft Designer 6.0
Ansoft Designer 6.0 Solver on Demand technology analyzes signal-integrity, power-integrity and electromagnetic interference problems from a single schematic- and layout-based environment. Can access field and circuit simulation tools while designing electronic packages and PCBs early in the design cycle. Integrates HFSS 3-D electromagnetic field simulation software and HSPICE IC simulation. Can predict how high-frequency electromagnetic components affect ICs. Provides user interface to HSPICE with direct links to HFSS and access to the ANSYS QuickEye and VerifEye convolution and statistical...

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Features

In Case You Missed It
Component Layout“PCB Design and Assembly for Flip-Chip and Die Size CSP”Author: Vern Solberg; vsolberg123@aol.com.Abstract: This paper outlines the basic elements furnished in the newly released IPC-7094, Design and Assembly Process Implementation for Flip-Chip and Die Size Components, providing a comparison of existing and emerging wafer-level and chip-size package methodologies. The focus is on the effect of PCB design and assembly of bare die or die-size components in an uncased or...

Current Issue

June 2010 cover

Parts


Find and quote components




Powered by


Terms Of Use

Printed Circuit Design & Fab Magazine on Facebook