Intercept Introduces Xtent Technology Rules Editor Print E-mail
User Rating: / 0
PoorBest 
Wednesday, 24 June 2009 10:27
ATLANTA – Intercept Technology Inc. introduces the Xtent Technology Rules Editor, available in version 4.0 Mozaix and 6.0 Pantheon.
 
Xtent provides rules management and high-speed constraint options in an interactive, multifunctional data flow passed in full to and from the Mozaix schematic and Pantheon layout.
 
The integrated application gives users access to quick creation, manipulation and assignment of design rules and constraints. Features include a spreadsheet format, providing visual previews for layer stackup and padstack construction, as well as color-coded highlights to indicate rule or constraint violations and changes in layer rules.
 
RF-, high-speed– and hybrid-specific design flows are available in both standard Pantheon and Mozaix applications, allowing flexibility to specialized design environments at or above any software package available in the market.
 
Xtent has two high-speed constraint options, signal path class and signal path, licensed separately for high-speed design environments. The specialized design flow has the ability to define signal path, net or pin-to-pin length constraints using formulas and functions. In addition, signal path objects are able to be auto-defined through user-specified pattern criteria. 
blog comments powered by Disqus
Last Updated on Thursday, 25 June 2009 11:20
 

Products

ANSYS Releases Ansoft Designer 6.0
Ansoft Designer 6.0 Solver on Demand technology analyzes signal-integrity, power-integrity and electromagnetic interference problems from a single schematic- and layout-based environment. Can access field and circuit simulation tools while designing electronic packages and PCBs early in the design cycle. Integrates HFSS 3-D electromagnetic field simulation software and HSPICE IC simulation. Can predict how high-frequency electromagnetic components affect ICs. Provides user interface to HSPICE with direct links to HFSS and access to the ANSYS QuickEye and VerifEye convolution and statistical...

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Features

In Case You Missed It
Component Layout“PCB Design and Assembly for Flip-Chip and Die Size CSP”Author: Vern Solberg; vsolberg123@aol.com.Abstract: This paper outlines the basic elements furnished in the newly released IPC-7094, Design and Assembly Process Implementation for Flip-Chip and Die Size Components, providing a comparison of existing and emerging wafer-level and chip-size package methodologies. The focus is on the effect of PCB design and assembly of bare die or die-size components in an uncased or...

Current Issue

June 2010 cover

Parts


Find and quote components




Powered by


Terms Of Use

Printed Circuit Design & Fab Magazine on Facebook