Celestica and Microsoft Develop BEE3 Prototype Print E-mail
User Rating: / 0
PoorBest 
Written by Philip Buonpastore   
Thursday, 06 March 2008 10:12


TORONTO - Celestica Inc. has announced a collaboration with Microsoft on the design of the BEE3, or Berkeley Emulation Engine 3rd version.


According to the company, the prototype platform enables emulation of a multi-core processor environment with at least 1000 cores. Using four interconnecting field-programmable gate arrays (FPGAs) linked to high-speed interfaces, the platform can incorporate a single board to 64 boards (256 FPGAs) as needed for computations, and can be used to perform large-scale research in areas such as ECAD, scientific computing and computer architecture emulation.

"We are dedicated to developing new and innovative technologies that will shape the future computing experience," said Microsoft's Chuck Thacker. "Based on our experience with Celestica, we knew their engineering talent, experience and CoreSim design tools would help ensure the successful development of this innovative platform."

Celestica, who collaborated with Microsoft on the prototypes, was responsible for hardware specification, schematic capture, layout, signal integrity analysis, static timing analysis, schematic modeling, design for test and manufacturing.

"We are excited Microsoft chose to utilize our talent and expertise in design to develop this innovative technology that could contribute to the future of computing," said Brian Lau, VP of Celestica. "We have a strong track record with Microsoft and are proud of our ability to provide a broad range of services to meet their needs."


blog comments powered by Disqus
Last Updated on Friday, 07 March 2008 10:27
 

Products

Mentor Graphics Introduces FloTherm IC
FloTherm software is for IC thermal characterization and design. Is a Web-based platform that automates design tasks associated with full-spectrum thermal characterization and validation. Is said to reduce time spent on thermal characterization and design by up to 25% by providing an automated process that includes pre-verified thermal models. Addresses full-spectrum thermal metric and compact model generation with adherence to JEDEC standards; package-aware parametric design for what-if analysis; EDA tool interfacing for detailed modeling of BGA substrates for physical layout, and data...

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Features

Printing Screens Revisited
  Research continues on improving printed frontside silver conductor line efficiency.A simple Internet search will reveal the photovoltaic industry is working hard on higher aspect ratio frontside conductor grids as a route to greater solar cell efficiencies. This is because the conductors, typically screen-printed on a cell’s frontside, block sunlight from reaching the energy converting strata below, and the narrower they are, the less shadow they cast. However, as it is essential they...

Current Issue

March 2010 cover

Parts


Find and quote components




Powered by


Terms Of Use

Printed Circuit Design & Fab Magazine on Facebook