| Research Priorities for the Electronics Industry |
|
|
| Written by Alan Rae, Ph.D., Robert C. Pfahl, Ph.D., and Charles Richardson | |||
| Tuesday, 01 January 2008 00:00 | |||
The merger of micro and nano, chemical, and other sensors with micro- and nano-electronics could mean disruption ahead.Consumer and professional electronics are constantly evolving,
driven by the need for lower cost, higher speed, more memory, better
displays and smaller form factors. This, combined with wireless
connectivity, new functionality and longer battery life in handheld
devices, are forcing traditional methods and materials to a breaking
point. Electronics system miniaturization for
mobile computing, communication and sensing will drive a new generation
of low-cost packaging technologies over the next decade.
Multifunctional integration, ultra small form factor and low cost will
be the defining characteristics of next-generation packaging. This new
packaging technology will interface with integrated or embedded active
and passive components, cooling structures and advanced interconnect
structures in ultra-thin silicon and organic type substrate platforms.
Chip and package co-design and considerable integration of digital, RF,
optical, sensing and biological functions in 2-D and 3-D architectures
will be realized. These technologies will need advanced materials with
enhanced electrical, thermal and thermo-mechanical properties, and
advanced manufacturing processes. The 2007 iNEMI
Roadmap1 identified a number of key areas where rapid development or
discontinuous change may be required to meet these needs. The iNEMI
research priorities recommended three areas for action: Innovative
packaging for gigafunctional system-in-package (SiP). Traditional
interconnections of surface-mounted discretes are being changed to
ultra-fine-pitch interconnections connecting embedded ultra-thin film
components on ultra-thin silicon and organic type substrates. The
package integration will evolve into system integration, leveraging the
system-on-chip, wafer-level packaging and embedded passives and actives
on organic substrate technologies. Convergent micro- and nano-systems
will have not only digital and portable wireless electronics, but also
bioelectronic functions. These electronics and bioelectronics devices,
advanced interconnects, batteries, thermal solutions and other user
interfaces such as connectors and cables can lead to multifunctional
systems in the short term and more integrated gigafunctional systems in
the long run. This SiP concept integrates disparate technologies to
achieve multiple system functions in a single package, while providing
an ultra-small form factor. Materials and
reliability. Materials must continue to keep pace with packaging
technologies to meet the major manufacturing requirements of low cost
through increased modularity, integration for smaller size, and higher
bandwidth for more functionality. In addition to these product-specific
attributes, there are general requirements for environmentally
friendly materials systems (e.g., bio-based polymers) that use
low-energy processes. While traditional technologies have focused on
materials systems for electronic performance, future materials
requirements will need to embrace optical, mechanical, and chemical
performance for electro-optical, microelectromechanical systems (MEMS),
chemical and biosensor systems, respectively. Advanced nanocomposite
and nanoengineered filler materials incorporating property improvements
not available with micron-sized fillers offer the promise to meet some
of these enhanced performance requirements. These property improvements
include low CTE with high toughness, high electrical conductivity with
low thermal conductivity (high ZT), and high compliance with high
current carrying capability. Several technologies
may impact material packaging trends in the near and mid-term. In
addition to shrinking the IC with higher density PWBs, embedded
passives (resistors, capacitors and inductors) and embedded active
devices lead the drive toward small size. A key goal is higher
dielectric constant materials to produce embedded passives for
de-coupling capacitors. Innovative designs and special types of organic
substrate materials could also give high Q inductors. Solder systems
have migrated to higher reflow temperature ranges due to the drive for
Pb-free solder systems, placing severe thermal loads on the existing
material systems as they traverse the reflow zones. Underfill
processes, which improve mechanical performance of parts soldered to
the PWB, increase assembly time, leading to increased assembly cost. To
reduce the delays associated with underfill assembly for ICs or
semiconductor packages, underfill materials will be pre-bonded or will
be thin films applied to the PWB by pick-and-place machines. As
alternatives to solder attach, conductive adhesives (liquid or thin
film) will become more common for low-temperature processing and
fine-pitch assembly, assuming they can satisfy the bandwidth
requirements for higher performance systems. Self-assembly methods are
also evolving to address the challenging assembly needs of ultra-thin
small dies in large volume. A number of innovative options are being
pursued in the development of reliable fine pitch interconnect
materials and assembly processes. Printed electronics
will develop in the longer term. Produced on flexible substrates and
using conductive, dielectric, semiconductor, and light emissive inks,
these materials have the potential to transform segments of the
electronics industry. Innovations will be needed for existing material
systems to address ink sensitivity to humidity, oxygen and light. Sensors.
The rapid acquisition and processing of data from any type of available
sensor such as mechanical, acoustic, thermal, chemical, seismic,
environmental and biological will become integrated into many areas of
daily life. Intelligent integrated sensing and control systems are
migrating from islands of automation to interconnected solutions, and
subsequently to intelligent self-managing highly scalable systems
(i.e., autonomous active control and monitoring systems). This
evolution requires coordination and leverage across multiple
technologies such as sensing, monitoring, control and communications.
Sensor technologies, management tools and gateways will play a central
role in enabling the higher level of integration needed in the
development of these new intelligent sensing and control systems.
Beyond these sensor fusion elements, architectural considerations are
required to coordinate this evolution to address scalability issues
such as performance, global universal object identification, system
management and security. These large sensor networks will require
unique solutions in the acquisition, transmission and processing of the
extensive amount of information gathered for robust networks. Sensor
network development involves deployment of the sensors and the network
elements to collect and transmit data for analysis and action. These
sensors and their local processors and communication function may take
the form of a SiP. An increasing number of these sensors are realized
using micromachining technologies in the form of MEMS devices. Thus, a
packaging base is needed that can support mechanical, acoustical,
thermal, chemical, seismic, environmental and biological sensors, as
well as optical and RF communications. It is
important to identify the correct number of nodes and sensors needed to
get the most accurate information at the lowest possible cost. The
networks are likely to have a multiplicity of sensors, and it’s vital
to determine the number and placement of the sensors within the
“network field.” Redundant sensors provide more accurate information;
however, with the large amount of data that can be collected from
deployed sensors, it is important to identify how and where to fuse the
data. Self-organizing wireless nodes will form the
basis for new networks. These networks will require localized signal
processing capability. Ultra-low-power IC designs, mixed-signal
module/SiP designs, sensor packaging and integration technologies will
generate many new innovation options. Data from the network of sensors
will be transmitted to gateway devices with the capability of
processing and determining the relevance of data. The gateway devices
will store, analyze, and relay data to where it is needed. The
transmitted data would then be used to make appropriate decisions on
what actions need to be taken. Nanotechnology: Strong Implications
|
| < Prev | Next > |
|---|
Design News
- Cadence Returns to Profitability in Q2
- NI Reports Stellar Q2; Record Year Forecast
- Mentor, NI Provide Test Feedback for Designers
- EDA Ranking Shakeup First in Years: UPDATED
- IPC Updates Surface Mount Land Pattern Standard
- Mentor Announces PCB Technology Leadership Awards
- Report: Q1 EDA Revenue Up 4.6% to $1.25B
- Registration Open for PCB West 2010
- New Parts Library Site Follows 'Wiki' Model
- Icahn Boosts Mentor Stake to 11%
Market News
- June NA Printed Circuit Orders Up 28%
- Semi Gear Orders Up Again in June
- Global Q2 PC Shipments Up 21%, Gartner Says
- Components Orders Hit 2-Year High
- US Electronic Warfare Systems Market to top $1.4B by 2015
- SIA: May Global Chip Sales Up 48% YoY
- June Manufacturing Grows at Slower Rate
- May PWB Orders Up 47% YoY
- Report: Q1 Notebook PCs Reach $31B
- Gartner Forecasts 113% Rise in Semi Gear Spending
Fab News
- Eurotech Constructs UK facilities
- DuPont's Electronics Unit Up 53% in Q2
- Sanmina-SCI Swings to Q3 Profit
- PWB Maker Schweizer Rebounds Big
- Meiko to Expand in China, Vietnam
- Camstar Buys SigmaQuest
- Multek Sales on Record Pace
- APCB to Buy CKL
- AT&S Turns in Big Fiscal Q1
- M-Flex Says Prelim. Q3 Sales Up Nearly 4%
Products
Ansoft Designer 6.0 Solver on Demand technology analyzes signal-integrity, power-integrity and electromagnetic interference problems from a single schematic- and layout-based environment. Can access field and circuit simulation tools while designing electronic packages and PCBs early in the design cycle. Integrates HFSS 3-D electromagnetic field simulation software and HSPICE IC simulation. Can predict how high-frequency electromagnetic components affect ICs. Provides user interface to HSPICE with direct links to HFSS and access to the ANSYS QuickEye and VerifEye convolution and statistical...
Sponsor Links
Low Cost PCB Prototypes
PCB-POOL® manufactures high quality PCB prototypes at exceptional prices!
Receive instant quotes (no registration required) and order your PCBs directly online.
Special Offer: Free Laser SMD stencil with all prototype orders!
Need PCB prototypes fast?
Sunstone Circuits takes the pain out of prototyping! We are dedicated to making the online ordering of PCB prototypes simple, fast, and easy from quote to delivery. Quick access to our 24/7/365 customer service team and easy online order tracking takes the pain out of sourcing prototypes online.
Put us to the test - order Sunstone Circuits today!
Features
Component Layout“PCB Design and Assembly for Flip-Chip and Die Size CSP”Author: Vern Solberg; vsolberg123@aol.com.Abstract: This paper outlines the basic elements furnished in the newly released IPC-7094, Design and Assembly Process Implementation for Flip-Chip and Die Size Components, providing a comparison of existing and emerging wafer-level and chip-size package methodologies. The focus is on the effect of PCB design and assembly of bare die or die-size components in an uncased or...



