Rohm and Haas Releases VisionPad VP3100 CMP Print E-mail
User Rating: / 0
PoorBest 
Written by Tracy Heffner   
Monday, 19 September 2005 11:45
PHOENIX, AZRohm and Haas Electronic Materials has released its VisionPad VP3100 polishing pad that allegedly combines the benefits of hard and soft pads for advanced CMP applications. It is said to provide customers with excellent planarization capability and low defectivity during volume production of copper (Cu) wafers.
 
The VisionPad VP3100 polishing pad is the first unveiling in the company's new VisionPad CMP polishing pad series. Its proprietary polyurethane formulation provides a softer surface than a traditional hard pad. By using a new group of polymer chemistries, the pad technology reportedly improves die yields through minimization of scratches and chatter marks across the wafer.

"As customers move toward 65nm node device production, they're experiencing yield losses from defects that were once tolerable. The VisionPad VP3100 polishing pad responds to this challenge by offering a low defectivity pad with superb planarization characteristics in the copper barrier step," said Cathie Markham, vice president of technology, Rohm and Haas Electronic Materials.
 
Although targeted for 65nm applications, the VP3100 CMP pad has the ability to backfill into current 130nm and 90nm processes.
 
The VP3100 pad is currently in production at Asian foundries and a European device manufacturer, and will be available in January 2006.
blog comments powered by Disqus
 

Products

ANSYS Releases Ansoft Designer 6.0
Ansoft Designer 6.0 Solver on Demand technology analyzes signal-integrity, power-integrity and electromagnetic interference problems from a single schematic- and layout-based environment. Can access field and circuit simulation tools while designing electronic packages and PCBs early in the design cycle. Integrates HFSS 3-D electromagnetic field simulation software and HSPICE IC simulation. Can predict how high-frequency electromagnetic components affect ICs. Provides user interface to HSPICE with direct links to HFSS and access to the ANSYS QuickEye and VerifEye convolution and statistical...

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Features

In Case You Missed It
Component Layout“PCB Design and Assembly for Flip-Chip and Die Size CSP”Author: Vern Solberg; vsolberg123@aol.com.Abstract: This paper outlines the basic elements furnished in the newly released IPC-7094, Design and Assembly Process Implementation for Flip-Chip and Die Size Components, providing a comparison of existing and emerging wafer-level and chip-size package methodologies. The focus is on the effect of PCB design and assembly of bare die or die-size components in an uncased or...

Current Issue

June 2010 cover

Parts


Find and quote components




Powered by


Terms Of Use

Printed Circuit Design & Fab Magazine on Facebook