Report: AT&S Largest HDI Plant in China Print E-mail
User Rating: / 0
PoorBest 
Tuesday, 07 July 2009 09:51
SHANGHAI – The AT&S facility in Shanghai has been named the largest HDI site in China by a China Printed Circuit Association (CPCA) industry statistical report for 2008. 
 
The report measures both PCB output and sales revenue. The plant produced more than 550,000 square meters of HDI PCB last year.

In 2008, the overall HDI area output in China fell by 1.21% year-over-year, and revenues dropped 2.33%. AT&S gained market share by increasing output by more than 15% and raising revenues.  
 
The Shanghai operation is focused on high volume, laser-drilled HDI PCBs for mobile devices such as cell phones and digital cameras. Recently, HDI demand has also grown in the automotive sector, increasing the market size for these products.

With a total investment of about $500 million in the Shanghai facilities, AT&S is the largest Austrian-based, industrial investor in China. The Shanghai plant has a total of 100,000 square meters of manufacturing space and is the largest AT&S production site. 
 
The CPCA ranked AT&S second in 2007 and fourth in 2006.
blog comments powered by Disqus
 

Products

ANSYS Releases Ansoft Designer 6.0
Ansoft Designer 6.0 Solver on Demand technology analyzes signal-integrity, power-integrity and electromagnetic interference problems from a single schematic- and layout-based environment. Can access field and circuit simulation tools while designing electronic packages and PCBs early in the design cycle. Integrates HFSS 3-D electromagnetic field simulation software and HSPICE IC simulation. Can predict how high-frequency electromagnetic components affect ICs. Provides user interface to HSPICE with direct links to HFSS and access to the ANSYS QuickEye and VerifEye convolution and statistical...

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Features

In Case You Missed It
Component Layout“PCB Design and Assembly for Flip-Chip and Die Size CSP”Author: Vern Solberg; vsolberg123@aol.com.Abstract: This paper outlines the basic elements furnished in the newly released IPC-7094, Design and Assembly Process Implementation for Flip-Chip and Die Size Components, providing a comparison of existing and emerging wafer-level and chip-size package methodologies. The focus is on the effect of PCB design and assembly of bare die or die-size components in an uncased or...

Current Issue

June 2010 cover

Parts


Find and quote components




Powered by


Terms Of Use

Printed Circuit Design & Fab Magazine on Facebook