iNEMI Roadmap Workshop for Critical Electronics Technologies Print E-mail
User Rating: / 0
PoorBest 
Written by Philip Buonpastore   
Wednesday, 30 April 2008 16:09
HERNDON, VA – The North American workshop for the 2009 iNEMI Roadmap will review drafts of the majority of the 22 technology and business process chapters included in the roadmap. The full-day meeting, scheduled for May 14 at iNEMI’s Herndon headquarters, provides committees with a “sneak peek” at work in progress, and workshop participants can provide feedback and direction to ensure that the final chapters accurately reflect the state of the industry and anticipate future directions.

“Many of the other industry roadmaps focus on one particular segment or technology area, such as semiconductors or substrates. The iNEMI Roadmap takes a system approach and covers the many technologies and infrastructure areas required for electronics manufacturing,” said Chuck Richardson of iNEMI.

Topics to be covered in the North American workshop include business processes and technologies, such as information management, design technologies, manufacturing technologies, inspection and measurement, and component and subsystem technologies. New topics to be covered in the 2009 Roadmap include photovoltaics and solid state illumination, both of which are scheduled for discussion at the workshop.

Registration deadline is May 8. For additional information about or to register for the workshop, go to: inemi.org/cms/calendar/2009_RM_NA_May08.html


blog comments powered by Disqus
 

Products

ANSYS Releases Ansoft Designer 6.0
Ansoft Designer 6.0 Solver on Demand technology analyzes signal-integrity, power-integrity and electromagnetic interference problems from a single schematic- and layout-based environment. Can access field and circuit simulation tools while designing electronic packages and PCBs early in the design cycle. Integrates HFSS 3-D electromagnetic field simulation software and HSPICE IC simulation. Can predict how high-frequency electromagnetic components affect ICs. Provides user interface to HSPICE with direct links to HFSS and access to the ANSYS QuickEye and VerifEye convolution and statistical...

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Features

In Case You Missed It
Component Layout“PCB Design and Assembly for Flip-Chip and Die Size CSP”Author: Vern Solberg; vsolberg123@aol.com.Abstract: This paper outlines the basic elements furnished in the newly released IPC-7094, Design and Assembly Process Implementation for Flip-Chip and Die Size Components, providing a comparison of existing and emerging wafer-level and chip-size package methodologies. The focus is on the effect of PCB design and assembly of bare die or die-size components in an uncased or...

Current Issue

June 2010 cover

Parts


Find and quote components




Powered by


Terms Of Use

Printed Circuit Design & Fab Magazine on Facebook