Cadence Cuts Workforce by 5% Print E-mail
User Rating: / 0
PoorBest 
Written by Kathy Nargi-Toth   
Wednesday, 10 June 2009 16:54
SAN JOSE, CA -- Cadence Design Systems, Inc. will further reduce its workforce by 5%. Cadence will eliminate approximately 225 full-time positions.

This follows the 12% workforce reduction announced in November 2008 that eliminated 625 positions.

The worldwide field organization will be reduced and there will be a decrease in investment in the manufacturing side of DfM and other infrastructure areas. The company will continue to invest in verification and system-on-chip (SoC) development.

Workforce reductions will be completed in the second-half of fiscal 2009. This will result in a restructuring charge of approximately $20 million to $25 million, pre-tax. Cadence expects to achieve annual operating expense savings of approximately $30 million from the combination of workforce and expense reductions.  

“Our immediate focus is on our core capabilities, streamlining operations and preparing for the next phase of Cadence's growth," said Kevin S. Palatnik, senior vice president, CFO. "Consistent with this focus, we have resized various levels of investment in the business, resulting in the actions announced today.”


blog comments powered by Disqus
Last Updated on Wednesday, 10 June 2009 22:10
 

Products

ANSYS Releases Ansoft Designer 6.0
Ansoft Designer 6.0 Solver on Demand technology analyzes signal-integrity, power-integrity and electromagnetic interference problems from a single schematic- and layout-based environment. Can access field and circuit simulation tools while designing electronic packages and PCBs early in the design cycle. Integrates HFSS 3-D electromagnetic field simulation software and HSPICE IC simulation. Can predict how high-frequency electromagnetic components affect ICs. Provides user interface to HSPICE with direct links to HFSS and access to the ANSYS QuickEye and VerifEye convolution and statistical...

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Features

In Case You Missed It
Component Layout“PCB Design and Assembly for Flip-Chip and Die Size CSP”Author: Vern Solberg; vsolberg123@aol.com.Abstract: This paper outlines the basic elements furnished in the newly released IPC-7094, Design and Assembly Process Implementation for Flip-Chip and Die Size Components, providing a comparison of existing and emerging wafer-level and chip-size package methodologies. The focus is on the effect of PCB design and assembly of bare die or die-size components in an uncased or...

Current Issue

June 2010 cover

Parts


Find and quote components




Powered by


Terms Of Use

Printed Circuit Design & Fab Magazine on Facebook