Sigrity Debuts XcitePI IO Interconnect Model Extraction Tool | Print |  E-mail
Written by Mike Buetow   
Monday, 14 May 2012 14:20

XcitePI IO Interconnect Model Extraction high-speed analysis software generates chip IO power/ground and signal interconnect models for accurate system-level analysis of high-speed channels and buses. Features unique built-in IO quality assessment capabilities to enable fast checks of IO power/ground robustness and signal electrical performance to identify potential design defects. Creates chip models with high resolution and compact size to ensure accuracy and efficiency. These models can be used in conjunction with SPICE-compatible circuits for system-level simulations. Enables quick assessment of power and ground quality along with signal performance at every IO cell.

Sigrity, www.sigrity.com


blog comments powered by Disqus
 

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Features

New Trends From JPCA Show 2013
The world’s largest electronics show for Electronics Packaging, Circuits and Assembling (the JPCA Show) was held at Tokyo Big Sight from June 5 through June 7.  The following shows were held concurrently in the convention center: Large Electronics Show 2013, JIEP 2013 (Microelectronics Show), Jisso Protech 2013 and Monotsukuri Fiesta 2013. The electronics industry in Japan is suffering its worst slump in history.  I was hoping to see some...
Printed Circuit Design & Fab Magazine on Facebook