Corelis Releases ScanExpress v. 7.7 Boundary Scan Suite Print E-mail
Written by Mike Buetow   
Tuesday, 22 May 2012 15:18

ScanExpress version 7.7 boundary scan tool suite includes improved constraints handling, support for multi-core devices, and new JTAG Embedded Test support for additional Freescale and Texas Instruments processors.

Software improvements include: Separate global and local constraint entry within the ScanExpress TPG preparation GUI; inverted transparency model support along with a new constraint to identify inverted nets; ability to associate multiple BSDL files to a single JTAG device; NAND Flash bad block management support in ScanExpress JET; optimization of STAPL file execution for improved throughput.

Corelis, www.corelis.com

 


blog comments powered by Disqus
Last Updated on Tuesday, 22 May 2012 15:31
 

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Features

New Trends From JPCA Show 2013
The world’s largest electronics show for Electronics Packaging, Circuits and Assembling (the JPCA Show) was held at Tokyo Big Sight from June 5 through June 7.  The following shows were held concurrently in the convention center: Large Electronics Show 2013, JIEP 2013 (Microelectronics Show), Jisso Protech 2013 and Monotsukuri Fiesta 2013. The electronics industry in Japan is suffering its worst slump in history.  I was hoping to see some...
Printed Circuit Design & Fab Magazine on Facebook