Mentor's Q4 Sales Tick Down, Profits Up Print E-mail
Written by Mike Buetow   
Friday, 05 March 2010 14:02

WILSONVILLE, OR -- Mentor Graphics reported fiscal fourth quarter revenues of $237.1 million, down 2.2% year-over-year.

The EDA software company, which supplies tools for printed circuit, semiconductor and MCM design, reported net income rose 27.2% to $39.4 million.

For the year ended Jan. 31, revenues rose 2% to $802.7 million. The company's net losses improved to $21.9 million, a 76% improvement over fiscal 2008.

"The electronics industry recovery seems to be well underway, and we are increasingly optimistic about the business environment in the coming year," said CEO and chairman Wally Rhines. "The company's focus on its product segments with number one market share, as well as investments in new product categories, continue to show strong results, as the average dollar value of renewals in the top ten contracts in the fiscal fourth quarter grew 25% over the prior contract values."

Mentor guided for first quarter revenues of $180 million and net earnings of break-even or a loss.

For the fiscal 2011, the company expects revenues to grow around 5%.


blog comments powered by Disqus
 

Products

ANSYS Releases Ansoft Designer 6.0
Ansoft Designer 6.0 Solver on Demand technology analyzes signal-integrity, power-integrity and electromagnetic interference problems from a single schematic- and layout-based environment. Can access field and circuit simulation tools while designing electronic packages and PCBs early in the design cycle. Integrates HFSS 3-D electromagnetic field simulation software and HSPICE IC simulation. Can predict how high-frequency electromagnetic components affect ICs. Provides user interface to HSPICE with direct links to HFSS and access to the ANSYS QuickEye and VerifEye convolution and statistical...

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Features

In Case You Missed It
Component Layout“PCB Design and Assembly for Flip-Chip and Die Size CSP”Author: Vern Solberg; vsolberg123@aol.com.Abstract: This paper outlines the basic elements furnished in the newly released IPC-7094, Design and Assembly Process Implementation for Flip-Chip and Die Size Components, providing a comparison of existing and emerging wafer-level and chip-size package methodologies. The focus is on the effect of PCB design and assembly of bare die or die-size components in an uncased or...

Current Issue

June 2010 cover

Parts


Find and quote components




Powered by


Terms Of Use

Printed Circuit Design & Fab Magazine on Facebook