Cadence Swings to Q4 Profit Print E-mail
Written by Mike Buetow   
Thursday, 04 February 2010 16:09

SAN JOSE -- Cadence Design Systems reported fourth-quarter revenue of $220 million, down 3% from a year ago.

The provider of electronic design and printed circuit board software had GAAP net income of $2 million, reversing a net loss of $1.63 billion in 2008, which included a non-cash impairment charge of $1.36 billion.

For the year, Cadence had sales of $853 million, down 18% from 2008. The net loss was $150 million, versus net loss of $1.86 billion.

On a non-GAAP basis, net income in the quarter was $15 million, compared to a net loss of $11 million last year.

"In 2009, we positioned Cadence for future growth," said Lip-Bu Tan, president and chief executive officer. "Our primary operational focus in the year was to enhance the level of research and development engagement at key accounts and open new business opportunities for the company."

Cadence guided for first quarter revenue of $210 million to $220 million and a GAAP net loss of 8 to 10 cents. For the year, the company expects total revenue of $865 million to $900 million.


blog comments powered by Disqus
 

Products

ANSYS Releases Ansoft Designer 6.0
Ansoft Designer 6.0 Solver on Demand technology analyzes signal-integrity, power-integrity and electromagnetic interference problems from a single schematic- and layout-based environment. Can access field and circuit simulation tools while designing electronic packages and PCBs early in the design cycle. Integrates HFSS 3-D electromagnetic field simulation software and HSPICE IC simulation. Can predict how high-frequency electromagnetic components affect ICs. Provides user interface to HSPICE with direct links to HFSS and access to the ANSYS QuickEye and VerifEye convolution and statistical...

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Features

In Case You Missed It
Component Layout“PCB Design and Assembly for Flip-Chip and Die Size CSP”Author: Vern Solberg; vsolberg123@aol.com.Abstract: This paper outlines the basic elements furnished in the newly released IPC-7094, Design and Assembly Process Implementation for Flip-Chip and Die Size Components, providing a comparison of existing and emerging wafer-level and chip-size package methodologies. The focus is on the effect of PCB design and assembly of bare die or die-size components in an uncased or...

Current Issue

June 2010 cover

Parts


Find and quote components




Powered by


Terms Of Use

Printed Circuit Design & Fab Magazine on Facebook