Hitachi Claims 40% Cut in Design Time Print E-mail
Tuesday, 30 June 2009 10:37
SAN JOSE, CA and TOKYO – As part of its companywide initiative to reduce design cycle time and improve efficiency, Hitachi Ltd. has employed Cadence Design Systems’ Global Route Environment (GRE) technology for Allegro PCB design.
 
Hitachi reports the measure has reduced PCB place-and-route design time by 40% for high-speed communication products.
 
The company used the GRE technology on its PCB place-and-route from interconnect planning to complete routing, with full constraints for high-speed digital signals where automation had not been previously available.
 
Hitachi feels the technology will also be effective for other PCB design challenges, such as engineering changes and routing estimation. It plans to use GRE as a standard solution throughout the design environment.
 
GRE technology provides automaton for various stages of interconnect planning and routing where no automation has been available.
blog comments powered by Disqus
Last Updated on Tuesday, 30 June 2009 11:35
 

Products

ANSYS Releases Ansoft Designer 6.0
Ansoft Designer 6.0 Solver on Demand technology analyzes signal-integrity, power-integrity and electromagnetic interference problems from a single schematic- and layout-based environment. Can access field and circuit simulation tools while designing electronic packages and PCBs early in the design cycle. Integrates HFSS 3-D electromagnetic field simulation software and HSPICE IC simulation. Can predict how high-frequency electromagnetic components affect ICs. Provides user interface to HSPICE with direct links to HFSS and access to the ANSYS QuickEye and VerifEye convolution and statistical...

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Features

In Case You Missed It
Component Layout“PCB Design and Assembly for Flip-Chip and Die Size CSP”Author: Vern Solberg; vsolberg123@aol.com.Abstract: This paper outlines the basic elements furnished in the newly released IPC-7094, Design and Assembly Process Implementation for Flip-Chip and Die Size Components, providing a comparison of existing and emerging wafer-level and chip-size package methodologies. The focus is on the effect of PCB design and assembly of bare die or die-size components in an uncased or...

Current Issue

June 2010 cover

Parts


Find and quote components




Powered by


Terms Of Use

Printed Circuit Design & Fab Magazine on Facebook