| Mentor Technology Leadership Awards Call for Entries |
|
|
| Written by Kathy Nargi-Toth | |||
| Thursday, 10 January 2008 09:58 | |||
|
WILSONVILLE, OR - Mentor Graphics Corporation announced a call-for-entries for its 20th annual Technology Leadership Awards
competition. The competition recognizes engineers and computer aided
design (CAD) designers who use Mentor tools to address complex PCB
systems design challenges and produce industry-leading products. Entries can be submitted from January 10th through March 14, 2008. Entrants can apply online at www.mentor.com/go/tla.
Judging will be based on overcoming complexity challenges, such as
small form factor, high-speed content, design team collaboration,
advanced PCB fabrication technologies and design-cycle time reduction.
Judging will start in mid-March and winners will be announced at the
PCB Design Conference East, Tinley Park, IL in May 11-16, 2008. PCB industry experts will judge the contest. This year’s judges include Happy Holden, senior technology specialist of Mentor Graphics; Gary Ferrari, technical support director, FTG Circuits; Pete Waddell, vice president of UP Media, publisher of Printed Circuit Designs & Fab Magazine; and Rick Hartley, senior principal engineer, avionics division of L-3 Communications. Entrants can submit their design accomplishments in any of six categories representing a wide variety of industries: · PC computers and peripherals · Consumer electronics and handhelds · Industrial control, instrumentation, security and medical · Military and aerospace · Telecom switches, network servers, base stations and computer mainframes · Transportation and automotive “Mentor Graphics is committed to the PCB systems design community, and our PCB Technology Leadership Awards
contest provides the opportunity to showcase the most innovative and
talented designers worldwide,” said Henry Potts, vice president and
general manager, systems design division, Mentor Graphics. “The program
continues to attract the most skilled users of our PCB systems design
tools and Mentor expects this year’s competition to be bigger than ever
with entries from virtually all the major electronics countries in the
world.”
|
|||
| Last Updated on Monday, 14 January 2008 17:00 |
Design News
- Cadence Returns to Profitability in Q2
- NI Reports Stellar Q2; Record Year Forecast
- Mentor, NI Provide Test Feedback for Designers
- EDA Ranking Shakeup First in Years: UPDATED
- IPC Updates Surface Mount Land Pattern Standard
- Mentor Announces PCB Technology Leadership Awards
- Report: Q1 EDA Revenue Up 4.6% to $1.25B
- Registration Open for PCB West 2010
- New Parts Library Site Follows 'Wiki' Model
- Icahn Boosts Mentor Stake to 11%
Market News
- June NA Printed Circuit Orders Up 28%
- Semi Gear Orders Up Again in June
- Global Q2 PC Shipments Up 21%, Gartner Says
- Components Orders Hit 2-Year High
- US Electronic Warfare Systems Market to top $1.4B by 2015
- SIA: May Global Chip Sales Up 48% YoY
- June Manufacturing Grows at Slower Rate
- May PWB Orders Up 47% YoY
- Report: Q1 Notebook PCs Reach $31B
- Gartner Forecasts 113% Rise in Semi Gear Spending
Fab News
- Eurotech Constructs UK facilities
- DuPont's Electronics Unit Up 53% in Q2
- Sanmina-SCI Swings to Q3 Profit
- PWB Maker Schweizer Rebounds Big
- Meiko to Expand in China, Vietnam
- Camstar Buys SigmaQuest
- Multek Sales on Record Pace
- APCB to Buy CKL
- AT&S Turns in Big Fiscal Q1
- M-Flex Says Prelim. Q3 Sales Up Nearly 4%
Products
ANSYS Releases Ansoft Designer 6.0
Ansoft Designer 6.0 Solver on Demand technology analyzes signal-integrity, power-integrity and electromagnetic interference problems from a single schematic- and layout-based environment. Can access field and circuit simulation tools while designing electronic packages and PCBs early in the design cycle. Integrates HFSS 3-D electromagnetic field simulation software and HSPICE IC simulation. Can predict how high-frequency electromagnetic components affect ICs. Provides user interface to HSPICE with direct links to HFSS and access to the ANSYS QuickEye and VerifEye convolution and statistical...
Ansoft Designer 6.0 Solver on Demand technology analyzes signal-integrity, power-integrity and electromagnetic interference problems from a single schematic- and layout-based environment. Can access field and circuit simulation tools while designing electronic packages and PCBs early in the design cycle. Integrates HFSS 3-D electromagnetic field simulation software and HSPICE IC simulation. Can predict how high-frequency electromagnetic components affect ICs. Provides user interface to HSPICE with direct links to HFSS and access to the ANSYS QuickEye and VerifEye convolution and statistical...
Sponsor Links
Low Cost PCB Prototypes
PCB-POOL® manufactures high quality PCB prototypes at exceptional prices!
Receive instant quotes (no registration required) and order your PCBs directly online.
Special Offer: Free Laser SMD stencil with all prototype orders!
Need PCB prototypes fast?
Sunstone Circuits takes the pain out of prototyping! We are dedicated to making the online ordering of PCB prototypes simple, fast, and easy from quote to delivery. Quick access to our 24/7/365 customer service team and easy online order tracking takes the pain out of sourcing prototypes online.
Put us to the test - order Sunstone Circuits today!
Features
In Case You Missed It
Component Layout“PCB Design and Assembly for Flip-Chip and Die Size CSP”Author: Vern Solberg; vsolberg123@aol.com.Abstract: This paper outlines the basic elements furnished in the newly released IPC-7094, Design and Assembly Process Implementation for Flip-Chip and Die Size Components, providing a comparison of existing and emerging wafer-level and chip-size package methodologies. The focus is on the effect of PCB design and assembly of bare die or die-size components in an uncased or...
Component Layout“PCB Design and Assembly for Flip-Chip and Die Size CSP”Author: Vern Solberg; vsolberg123@aol.com.Abstract: This paper outlines the basic elements furnished in the newly released IPC-7094, Design and Assembly Process Implementation for Flip-Chip and Die Size Components, providing a comparison of existing and emerging wafer-level and chip-size package methodologies. The focus is on the effect of PCB design and assembly of bare die or die-size components in an uncased or...
Printed Circuit Design & Fab Magazine on Facebook


