Fifth International Wafer-Level Packaging Conference Set for Oct. 13-16 Print E-mail
Written by Philip Buonpastore   
Monday, 07 January 2008 12:08

SAN JOSE, CA - This year's International Wafer-Level Packaging Conference and Tabletop Exhibition will expand to four days, from October 13 through 16, at the Wyndham Hotel.

This year's conference will include half-day workshops by Dr. Ken Gilleo, inventor, international lecturer, and author of seven books on semiconductors, MEMS and nanotechnology trends and packaging.  Dr. Gilleo will reportedly present two workshops on MEMS and nanotechnology covering aspects of 3D/stacked packaging, flip chips, testing advanced devices, wafer-level packaging and emerging technologies, such as the design and fabrication of through-silicon vias.

Emerging technologies will reportedly also include a workshop on solar processing and packaging, and a panel discussion on how photovoltaics will impact the semiconductor and related industries.

The keynote dinner will be held on October 15. Dr. Thomas H. DiStefano, president of Centipede Systems, whose work at Tessera in San Jose helped propel chip-scale packaging into the mainstream, will be the keynote speaker.

The conference will feature more than 50 companies exhibiting and demonstrating their products and services for attendees.
blog comments powered by Disqus
Last Updated on Wednesday, 30 January 2008 11:19
 

Products

ANSYS Releases Ansoft Designer 6.0
Ansoft Designer 6.0 Solver on Demand technology analyzes signal-integrity, power-integrity and electromagnetic interference problems from a single schematic- and layout-based environment. Can access field and circuit simulation tools while designing electronic packages and PCBs early in the design cycle. Integrates HFSS 3-D electromagnetic field simulation software and HSPICE IC simulation. Can predict how high-frequency electromagnetic components affect ICs. Provides user interface to HSPICE with direct links to HFSS and access to the ANSYS QuickEye and VerifEye convolution and statistical...

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Features

In Case You Missed It
Component Layout“PCB Design and Assembly for Flip-Chip and Die Size CSP”Author: Vern Solberg; vsolberg123@aol.com.Abstract: This paper outlines the basic elements furnished in the newly released IPC-7094, Design and Assembly Process Implementation for Flip-Chip and Die Size Components, providing a comparison of existing and emerging wafer-level and chip-size package methodologies. The focus is on the effect of PCB design and assembly of bare die or die-size components in an uncased or...

Current Issue

June 2010 cover

Parts


Find and quote components




Powered by


Terms Of Use

Printed Circuit Design & Fab Magazine on Facebook