You must be registered to access the full content of this site. To register, click here.
Part Search
U.S. Senate to Debate Patent Reform Bill
Written by Administrator
Thursday, 10 April 2008
WASHINGTON, DC – The U.S. Senate is expected to debate the patent reform bill as early as this week. This comes on the heels of a court decision to block new rules the U.S. Patent and Trademark Office proposed to deal with the surge of applications.
Majority leader Sen. Harry Reid is expected to bring the Patent Reform Act to the Senate between now and the end of May.
The Senate bill is in line with the House of Representatives bill that passed in the fall. Both bills aim to limit damages and excessive litigation, namely courts that are quick to set trial dates for patent suits. The legislation also requests the U.S. to move to a first-to-file policy.
Many large electronics firms are on board, claiming to be barraged with patent infringement litigation. Individual inventors and pharmaceutical companies have rallied against the measure, saying it would weaken the system that protects their innovations.
In its fiscal year 2007, the USPTO received more than 467,000 patent applications and ended the year with a backlog of 760,000 applications. In an effort to catch up, the office hired more than 2,400 new patent examiners in the past two years, say published reports.
Need PCB prototypes fast?
Sunstone Circuits takes the pain out of prototyping! We are dedicated to making the online ordering of PCB prototypes simple, fast, and easy from quote to delivery. Quick access to our 24/7/365 customer service team and easy online order tracking takes the pain out of sourcing prototypes online.
Put us to the test - order Sunstone Circuits today!
PCB systems design teams face challenges with IP management and collaboration across multiple groups. This free Webinar highlights best practices that optimize these efforts across the design flow. Learn more!
CSP/BallNest Socket Provides Consistant Test and Burn-In
Aries Electronics introduces the CSP/BallNest Hybrid Socket for test or burn-in of chip scale package, ball grid array, microBGA, land grid array and prototyping. It can be used on any device having a pitch of 0.30 mm or larger. Features include a lid that nests each ball termination into the socket for a reliable connection and a four-point crown providing scrub on solder oxides. It has a signal path of 0.0777 inches and provides minimal signal loss for higher bandwidth capability. Estimated contact life is 500,000 cycles, and the socket is available in custom materials, sizes, configurations and platings. www.arieselec.com
News 
