Home arrow News arrow Design News arrow Eric Bogatin to Conduct Signal Integrity Seminar
Part Search

NEW!
Find and quote components





Powered by


Terms Of Use

Eric Bogatin to Conduct Signal Integrity Seminar Print E-mail
Written by Philip Buonpastore   
Tuesday, 18 March 2008
SAN JOSE, CA – Dr. Eric Bogatin will conduct two seminars covering signal integrity design principles. The first, entitled Essential Principles of Signal Integrity will be held on April 7 and 8 and focuses on building “engineering intuition” concerning signal integrity, and to reveal root causes and resulting design guidelines to eliminate signal integrity problems.

The follow-up seminar on April 9 and 10 is called Best Board Design Practices, which focuses on creating design rules by balancing performance tradeoffs, and learning how to use calculations and analysis tools to answer important design questions in stack up design, differential pair routing, via design, PDN design and more.

The seminar will be held in the Altera Corporation building, located at 101 Innovation Drive in San Jose. Registration information can be found at www.BeTheSignal.com.
Comments
You are not authorized to leave comments. Please login first.


Sponsor Links

Free Product Evaluation:
Experience industry-leading PCB design tools, handling advanced technology designs. Reduce your design spins and increase manufacturing quality. Evaluate today!


Need PCB prototypes fast?
Sunstone Circuits takes the pain out of prototyping! We are dedicated to making the online ordering of PCB prototypes simple, fast, and easy from quote to delivery. Quick access to our 24/7/365 customer service team and easy online order tracking takes the pain out of sourcing prototypes online.
Put us to the test - order Sunstone Circuits today!


PCB systems design teams face challenges with IP management and collaboration across multiple groups. This free Webinar highlights best practices that optimize these efforts across the design flow. Learn more!

Classifieds


New Product
CSP/BallNest Socket Provides Consistant Test and Burn-In
Aries Electronics introduces the CSP/BallNest Hybrid Socket for test or burn-in of chip scale package, ball grid array, microBGA, land grid array and prototyping.
 
It can be used on any device having a pitch of 0.30 mm or larger. Features include a lid that nests each ball termination into the socket for a reliable connection and a four-point crown providing scrub on solder oxides.
 
It has a signal path of 0.0777 inches and provides minimal signal loss for higher bandwidth capability. Estimated contact life is 500,000 cycles, and the socket is available in custom materials, sizes, configurations and platings.
 
www.arieselec.com
Copyright © 2008 - This site contains copyrighted material that cannot be reproduced without permission.
Powered by Webtising