Printed Circuit Design & Fab - EDA, PCB Vendor Offering Free Layout Tool

Home

News

Fab News

EDA, PCB Vendor Offering Free Layout Tool

You must be registered to access the full content of this site.
To register, click here.

Part Search

EDA, PCB Vendor Offering Free Layout Tool

Written by Administrator
Monday, 25 February 2008
VANVCOUVER – Design software vendor Capilano Computing and PCB supplier Pad2Pad.com are jointly offering free packages for schematic capture and trace layout. The packages permit circuits to be designed in the DesignWorks Express environment and then exported to the Pad2Pad.com automatic trace router. The design package reportedly handles up to 500 netlist nodes. A professional version is available for complex circuits, advanced tools and optional digital simulation. Links and free download instructions are available at www.capilano.com and www.pad2pad.com.

[ Back ]

Show (0) - Add comments:

Comments

You are not authorized to leave comments. Please login first.

Sponsor Links

Free Product Evaluation:
Experience industry-leading PCB design tools, handling advanced technology designs. Reduce your design spins and increase manufacturing quality. Evaluate today!

Need PCB prototypes fast?
Sunstone Circuits takes the pain out of prototyping! We are dedicated to making the online ordering of PCB prototypes simple, fast, and easy from quote to delivery. Quick access to our 24/7/365 customer service team and easy online order tracking takes the pain out of sourcing prototypes online.
Put us to the test - order Sunstone Circuits today!

PCB systems design teams face challenges with IP management and collaboration across multiple groups. This free Webinar highlights best practices that optimize these efforts across the design flow. Learn more!

Classifieds
DFEC Enterprise, Inc. - PCB Sales Representative Process Engineer - Chemical Shure - Project Engineer, PC Board Development Cisco - PCB Sourcing Commodity Manager Danfoss Drives - PCB Designer

New Product

CSP/BallNest Socket Provides Consistant Test and Burn-In

Aries Electronics introduces the CSP/BallNest Hybrid Socket for test or burn-in of chip scale package, ball grid array, microBGA, land grid array and prototyping.

It can be used on any device having a pitch of 0.30 mm or larger. Features include a lid that nests each ball termination into the socket for a reliable connection and a four-point crown providing scrub on solder oxides.

It has a signal path of 0.0777 inches and provides minimal signal loss for higher bandwidth capability. Estimated contact life is 500,000 cycles, and the socket is available in custom materials, sizes, configurations and platings.

www.arieselec.com