Home arrow News arrow IPC Expo Products arrow Polar's Speedstack 2.0 Reduces Design Time
Part Search

NEW!
Find and quote components





Powered by


Terms Of Use

Polar's Speedstack 2.0 Reduces Design Time Print E-mail
Written by Kathy Nargi-Toth   
Tuesday, 31 July 2007
BEAVERTON, OR - Polar Instruments releases Speedstack 2.0, an automated PCB stack-up creation tool. Accoording to Polar the tool reduces the time required for electronic engineers or PCB fabricators to create and document multi-layer printed circuit board stackups.

Speedstack uses basic information such as the overall board thickness, number of layers and target impedance to generate a number of virtual stacks based on a library of generic or real-time material costs, availability and lead-times. Users then balance different criteria by ranking the potential stacks by cost, finished thickness, or the availability of materials. Speedstack 2.0 has an autostack VSR (Virtual Stack Realization) engine that performs a Monte Carlo analysis on 10,000 virtual builds of each stack to provide a statistical profile of board thickness and an accurate prediction of production yields.


Sponsor Links

Free Product Evaluation:
Experience industry-leading PCB design tools, handling advanced technology designs. Reduce your design spins and increase manufacturing quality. Evaluate today!


Need PCB prototypes fast?
Sunstone Circuits takes the pain out of prototyping! We are dedicated to making the online ordering of PCB prototypes simple, fast, and easy from quote to delivery. Quick access to our 24/7/365 customer service team and easy online order tracking takes the pain out of sourcing prototypes online.
Put us to the test - order Sunstone Circuits today!


PCB systems design teams face challenges with IP management and collaboration across multiple groups. This free Webinar highlights best practices that optimize these efforts across the design flow. Learn more!

Classifieds


New Product
CSP/BallNest Socket Provides Consistant Test and Burn-In
Aries Electronics introduces the CSP/BallNest Hybrid Socket for test or burn-in of chip scale package, ball grid array, microBGA, land grid array and prototyping.
 
It can be used on any device having a pitch of 0.30 mm or larger. Features include a lid that nests each ball termination into the socket for a reliable connection and a four-point crown providing scrub on solder oxides.
 
It has a signal path of 0.0777 inches and provides minimal signal loss for higher bandwidth capability. Estimated contact life is 500,000 cycles, and the socket is available in custom materials, sizes, configurations and platings.
 
www.arieselec.com
Copyright © 2008 - This site contains copyrighted material that cannot be reproduced without permission.
Powered by Webtising