CST Launches BoardCheck EMC Analysis Tool Print E-mail
Written by Mike Buetow   
Friday, 31 August 2012 12:57

BoardCheck provides overviews of potential EMC and SI problems in PCB layout.

Checks nets critical to the design against a number of individually selectable, established design rules to ensure EMC and signal integrity. EMC rules include net reference (net crossing split), wiring, crosstalk (critical net near I/O net), decoupling (capacitor density), and placement (I/O filter distance). SI rules include net integrity (net length) and via integrity (unconnected via pads). Generates a report listing all violations. Supports a multitude of formats such as Cadence Allegro, Zuken CR 5000, Mentor Graphics Expedition and ODB++, which are read-in using internal import filters.

 

Computer Simulation Technology, www.cst.com

 


blog comments powered by Disqus
 

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Features

New Trends From JPCA Show 2013
The world’s largest electronics show for Electronics Packaging, Circuits and Assembling (the JPCA Show) was held at Tokyo Big Sight from June 5 through June 7.  The following shows were held concurrently in the convention center: Large Electronics Show 2013, JIEP 2013 (Microelectronics Show), Jisso Protech 2013 and Monotsukuri Fiesta 2013. The electronics industry in Japan is suffering its worst slump in history.  I was hoping to see some...
Printed Circuit Design & Fab Magazine on Facebook