| Predicting PCB Density |
|
|
| Written by Ruth Kastner and Eliahu Moshe | |||
| Friday, 01 January 2010 00:00 | |||
Comparing design data requirements to design resources can result in better electronic performance at a reduced cost.Proper design of high-speed, analog PCBs can make and break system electrical performance. Complex physical and electrical designs, densely packed boards and faster signal requirements are examples of factors that add complexity to today’s PCB designs. Consequently, designers should be able to easily define, manage, evaluate and validate physical and spacing constraints that apply to critical, high-speed signals. This should be done during the early stages of the design process. At the same time, the designer must ensure that the final layout design meets performance, manufacturing and test specification goals. A density-predicting calculator is a tool that performs a tradeoff analysis at the feasibility stage, given the constraints of the assigned area. It takes into account the available CAD data analyses, including the electrical schematics, during the early stages of PCB design and layout. These initial data include the number of components, and the type and characteristics of the components once selected. The number of connections is also available, based on the interconnections and busses. To make effective use of a density-predicting tool, several parameters should be made known prior to the feasibility analysis run:
For high-speed, high-frequency design, analyze the trace’s controlled impedance because the trace is now considered a transmission line. Calculator algorithm. A board’s density can be measured by several methods. One method is based on the number of connections per square inch, with any amount between 65 and 120 connections considered dense. Other methods include the number of components per square inch or the pad count per square inch. For example, consider two board layouts (Figure 1) for the same product, designed in 1990 and 2000, respectively. The board designed in 2000 has more functions compared with the one from 1990, and it is denser in terms of the number of layers, line/space density and assembly density (Table 1).
For the same product, the newer board is denser, while using a smaller area and fewer layers. The user can define a maximal density factor for a number of PCBs in a given product, and boards would have the same or lower density factor. Obviously, this definition can change as the technology progresses and new design rules are implemented. To gain confidence in the feasibility of the board design, we define the following terms used as inputs:
Given these two values, we can run the program to get the density result defined as the ratio of demand to capacity. For the demand part of the equation, we enter all known CAD design data (Figure 2). Usually these data are available once the design is completed. Mechanical design established the board size and its outline structure. After importing the mechanical data into the CAD design workdesk, the available area will be expressed either in terms of square inches or square millimeters.
Design technology is a key parameter in the prediction calculator. Many high-speed designs have electrical signal constraints such as controlled impedance signals, differential signals, fast clocks and tuning requirements. The electrical designer knows most of these data. The program calculates the wiring demand, as shown in the bottom of the dialogue box. The higher the number, the more complex the board. As a rule of thumb, if the wiring demand number exceeds the value of 80, one should consider using HDI. In the capacity dialogue box (Figure 3), we enter initial concepts such as BGA pitch, typical trace width, typical via hole, number of signal layers expected and type of design. There is always a limit on the amount of routing each board can accommodate. The main contributors include:
As a result of the calculation, the wiring capacity appears at the bottom of the dialogue box. Again, the higher the number, the more complex the board. ‘What-if’ analysis. If the capacity value is higher than the demand value, the chosen design rules and technology are sufficient, and cost reduction may be an option. If the capacity value is equal to the demand value, the chosen design rules and technology are sufficient; however, either some effort may be required to finish the layout, a compromise on the constraints will be required during the design, or future changes will be difficult to implement. Finally, if the demand value is higher than the capacity value, the chosen design rules and technology are insufficient, and a set of checkups should take place. These can include the available layout area, the technology used for PCB manufacturing and the layer count. Figures 4 and 5 show comparisons between demand and capacity data.
Since electronic designs are now done with CAD tools, smooth integration is available between the schematic and the layout. All the schematic symbols, pins, connections and constraints are imported to the PCB layout tool in the netlist. The netlist file brings the schematic and the PCB database together. The embedded data include all available design resources that fit into the definition of capacity of the specific PCB layout. Second, all requirements for that specific design are known as the demand. The demand data include:
The capacity data include:
Conclusion Acknowledgement Ed.: This article is adapted from a presentation at IPC Apex 2009 and is reprinted with the authors’ permission.
|
|||
| Last Updated on Thursday, 07 January 2010 20:36 |
Design News
- Cadence Returns to Profitability in Q2
- NI Reports Stellar Q2; Record Year Forecast
- Mentor, NI Provide Test Feedback for Designers
- EDA Ranking Shakeup First in Years: UPDATED
- IPC Updates Surface Mount Land Pattern Standard
- Mentor Announces PCB Technology Leadership Awards
- Report: Q1 EDA Revenue Up 4.6% to $1.25B
- Registration Open for PCB West 2010
- New Parts Library Site Follows 'Wiki' Model
- Icahn Boosts Mentor Stake to 11%
Market News
- June NA Printed Circuit Orders Up 28%
- Semi Gear Orders Up Again in June
- Global Q2 PC Shipments Up 21%, Gartner Says
- Components Orders Hit 2-Year High
- US Electronic Warfare Systems Market to top $1.4B by 2015
- SIA: May Global Chip Sales Up 48% YoY
- June Manufacturing Grows at Slower Rate
- May PWB Orders Up 47% YoY
- Report: Q1 Notebook PCs Reach $31B
- Gartner Forecasts 113% Rise in Semi Gear Spending
Fab News
- Eurotech Constructs UK facilities
- DuPont's Electronics Unit Up 53% in Q2
- Sanmina-SCI Swings to Q3 Profit
- PWB Maker Schweizer Rebounds Big
- Meiko to Expand in China, Vietnam
- Camstar Buys SigmaQuest
- Multek Sales on Record Pace
- APCB to Buy CKL
- AT&S Turns in Big Fiscal Q1
- M-Flex Says Prelim. Q3 Sales Up Nearly 4%
Products
Ansoft Designer 6.0 Solver on Demand technology analyzes signal-integrity, power-integrity and electromagnetic interference problems from a single schematic- and layout-based environment. Can access field and circuit simulation tools while designing electronic packages and PCBs early in the design cycle. Integrates HFSS 3-D electromagnetic field simulation software and HSPICE IC simulation. Can predict how high-frequency electromagnetic components affect ICs. Provides user interface to HSPICE with direct links to HFSS and access to the ANSYS QuickEye and VerifEye convolution and statistical...
Sponsor Links
Low Cost PCB Prototypes
PCB-POOL® manufactures high quality PCB prototypes at exceptional prices!
Receive instant quotes (no registration required) and order your PCBs directly online.
Special Offer: Free Laser SMD stencil with all prototype orders!
Need PCB prototypes fast?
Sunstone Circuits takes the pain out of prototyping! We are dedicated to making the online ordering of PCB prototypes simple, fast, and easy from quote to delivery. Quick access to our 24/7/365 customer service team and easy online order tracking takes the pain out of sourcing prototypes online.
Put us to the test - order Sunstone Circuits today!
Features
Component Layout“PCB Design and Assembly for Flip-Chip and Die Size CSP”Author: Vern Solberg; vsolberg123@aol.com.Abstract: This paper outlines the basic elements furnished in the newly released IPC-7094, Design and Assembly Process Implementation for Flip-Chip and Die Size Components, providing a comparison of existing and emerging wafer-level and chip-size package methodologies. The focus is on the effect of PCB design and assembly of bare die or die-size components in an uncased or...


